Low Voltage Operation of Master-Slave Flip-Flops for Ultra-Low Power Subthreshold LSIs
نویسندگان
چکیده
In this paper, we investigate low voltage operation of master-slave flip-flops (MSFFs) for ultra-low power subthreshold CMOS LSI families. Static MSFF, which consists of NAND gates, shows the most stable operation, while dynamic MSFFs are unsuitable for low voltage operation because switching gates fail to operate at low voltage. Low voltage limitation of static MSFF depends on that of CMOS gates. We also reveal and confirm theoretically that threshold voltage difference between nMOS and pMOS transistors affect output characteristics of CMOS logic gates significantly in subthreshold operation.
منابع مشابه
10th Int'l Symposium on Quality Electronic Design
In this paper challenges observed in 65nm technology for circuits utilizing subthreshold region operation are presented. Different circuits are analyzed and simulated for ultra low supply voltages to find the best topology for subthreshold operation. To support the theoretical discussions different topologies are analyzed and simulated. Various aspects of flip-flop circuits are described in det...
متن کاملAsynchronous Model of Flip-Flop’s and Latches for Low Power Clocking
There is a wide selection of flip-flops in the literature. Many contemporary microprocessors selectively use master-slave and pulsed-triggered flip-flops. Transmission gated flip-flop, are made up of two stages, one master and one slave Alternatively, pulse-triggered flip-flops reduce the two stages into one stage and are characterized by the soft edge property. The concepts discussed in the re...
متن کاملComparative Analysis of Master–Slave Latches and Flip-Flops for High-Performance and Low-Power Systems
In this paper, we propose a set of rules for consistent estimation of the real performance and power features of the flip-flop and master–slave latch structures. A new simulation and optimization approach is presented, targeting both highperformance and power budget issues. The analysis approach reveals the sources of performance and power-consumption bottlenecks in different design styles. Cer...
متن کاملHigh Frequency 32/33 Prescalers Using 2/3 Prescaler Technique
Frequency synthesizer is one of the important element for wireless communication application. The speed of VCO and prescaler determines how fast the frequency synthesizer is. A dual modulus prescaler contains logic gates and flip-flops. To fulfill the need of high frequency and low voltage circuit suitable flipflops must be selected. Four different classes of flip-flops like master-slave, pulse...
متن کاملHigh-performance and Low-power Clock Branch Sharing Pseudo-NMOS Level Converting Flip-flop
Multi-Supply voltage design using Cluster Voltage Scaling (CVS) is an effective way to reduce power consumption without performance degradation. One of the major issues in this method is performance and power overheads due to insertion of Level Converting Flip-Flops (LCFF) at the interface from low-supply to high-supply clusters to simultaneously perform latching and level conversion. In this p...
متن کامل